login

Search documents

Browse topics

Document details

 
Title:
 
Temperature Dependence of Slow Minority Carrier De-Trapping in Czochralski Silicon with High Concentrations of Thermal Donors
 
Author(s):
 
M. Siriwardhana, Y. Zhu, Z. Hameiri, F. Heinz, D. Macdonald, F.E. Rougieux
 
Keywords:
 
Defects, Thermal Donors, CZ Silicon, Silicon, Minority Carrier Trapping
 
Topic:
 
Silicon Cells
Subtopic: Feedstock, Crystallisation, Wafering, Defect Engineering
Event: 35th European Photovoltaic Solar Energy Conference and Exhibition
Session: 2BO.2.1
 
Pages:
 
337 - 341
ISBN: 3-936338-50-7
Paper DOI: 10.4229/35thEUPVSEC20182018-2BO.2.1
 
Price:
 
 
0,00 EUR
 
Document(s): paper
 

Abstract/Summary:


The slow de-trapping characteristics of defects related to thermal donors have been studied with transient photoconductance measurements in Cz monocrystalline silicon wafers. The temperature dependent photoconductance decay curves were analyzed to extract de-trapping time constants for a range of Cz-grown wafers. These included an as-cut wafer with a moderate concentration of pre-existing thermal donors, a wafer with a high concentration of thermal donors (High TD sample) which was annealed at 450C for 72 hours, and a sample with no thermal donors (No TD sample) annealed at 650C for 30 minutes to destroy the pre-existing thermal donors. The de-trapping time constants were measured at four temperatures (12C, 30C, 60C and 80C) using photoconductance decay measured up to 10 minutes after the illumination was turned off. We find that the de-trapping time constants of the as-cut sample are higher than those of the High TD sample for all the temperatures studied. Also, in both samples, the de-trapping time constants decrease with temperature, indicating that trapped minority carriers are released back into the bands more rapidly at higher temperatures. De-trapping was not observed in the samples without thermal donors. We also estimate the energy level of the significant traps using Arrhenius plots and found that in n-type Cz silicon, the as-cut wafers mostly contain traps close to the valence band, whereas the High TD sample has much deeper traps.